A Survey of Switch-Level Algorithms
- 1 January 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 4 (4) , 26-40
- https://doi.org/10.1109/MDT.1987.295146
Abstract
The switch-level model provides a logical abstraction from the physical structure of a metal-oxide semiconductor(MOS) circuit to its digital behavior. At the switch level, a circuit is modeled as a network of transistor switches connecting a set of charge storage nodes. Node voltages are represented by discrete logic levels, and electrical behavior is modeled in a highly simplified way. Switch-level algorithms have been applied to such tasks as logic and fault simulation, formal hardware verification, timing analysis, and automatic test program generation. They have been implemented on sequential and parallel computers as well as by hardware simulation accelerators.Keywords
This publication has 13 references indexed in Scilit:
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- Pseudo-Boolean Logic CircuitsIEEE Transactions on Computers, 1986
- Simulation of MOS Circuits by Decision DiagramsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Multivalued Algebra For Modeling Physical Failures in MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Hardware Architecture for Switch-Level SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Performance Evaluation of FMOSSIM, a Concurrent Switch-Level Fault SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay ModelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Simulating Pass Transistor Circuits Using Logic Simulation MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983