Code transformations to improve memory parallelism

This publication has 12 references indexed in Scilit:

• Combining optimization for cache and instruction-level parallelism
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The SPLASH-2 programs: characterization and methodological considerations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Improving memory hierarchy performance for irregular applications
  Published by Association for Computing Machinery (ACM) ,1999
• The impact of exploiting instruction-level parallelism on shared-memory multiprocessors
  IEEE Transactions on Computers, 1999
• Improving balanced scheduling with compiler optimizations that increase instruction-level parallelism
  Published by Association for Computing Machinery (ACM) ,1995
• Improving the ratio of memory operations to floating-point operations in loops
  ACM Transactions on Programming Languages and Systems, 1994
• High-bandwidth interleaved memories for vector processors-a simulation study
  IEEE Transactions on Computers, 1993
• SPLASH
  ACM SIGARCH Computer Architecture News, 1992
• A data locality optimizing algorithm
  Published by Association for Computing Machinery (ACM) ,1991
• Estimating interlock and improving balance for pipelined architectures
  Journal of Parallel and Distributed Computing, 1988