High-bandwidth interleaved memories for vector processors-a simulation study
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 42 (1) , 34-44
- https://doi.org/10.1109/12.192212
Abstract
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holderKeywords
This publication has 16 references indexed in Scilit:
- On randomly interleaved memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Vector Access Performance in Parallel Memories Using a Skewed Storage SchemeIEEE Transactions on Computers, 1987
- A Simulation Study of the CRAY X-MP Memory SystemIEEE Transactions on Computers, 1986
- On the effective bandwidth of interleaved memories in vector processor systemsIEEE Transactions on Computers, 1985
- The Prime Memory System for Array AccessIEEE Transactions on Computers, 1982
- The Burroughs Scientific Processor (BSP)IEEE Transactions on Computers, 1982
- The CRAY-1 computer systemCommunications of the ACM, 1978
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975
- The Organization and Use of Parallel MemoriesIEEE Transactions on Computers, 1971
- ILLIAC IV Software and Application ProgrammingIEEE Transactions on Computers, 1968