A Simulation Study of the CRAY X-MP Memory System
- 1 July 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-35 (7) , 613-622
- https://doi.org/10.1109/tc.1986.1676802
Abstract
One of the significant differences between the CRAY X-MP and its predecessor, the CRAY-1S, is a considerably increased memory bandwidth for vector operations. Up to three vector streams in each of the two processors may be active simultaneously. These streams contend for memory banks as well as data paths. All memory conflicts are resolved dynamically by the memory system. This paper describes a simulation study of the CRAY X-MP interleaved memory system with attention focused on steady state performance for sequences of vector operations. Because it is more amenable to analysis, we first study the interaction of vector streams issued from a single processor. We identify the occurrence of linked conflicts, repeating sequences of conflicts between two or more vector streams that result in reduced steady state performance. Both worst case and average case performance measures are given. The discussion then turns to dual processor interactions. Finally, based on our simulations, possible modifications to the CRAY X-MP memory system are proposed and compared. These modifications are intended to eliminate or reduce the effects of linked conflicts.Keywords
This publication has 7 references indexed in Scilit:
- The Prime Memory System for Array AccessIEEE Transactions on Computers, 1982
- The Burroughs Scientific Processor (BSP)IEEE Transactions on Computers, 1982
- Technology and Design Tradeoffs in the Creation of a Modern SupercomputerIEEE Transactions on Computers, 1982
- Design and Validation of a Connection Network for Many-Processor Multiprocessor SystemsComputer, 1981
- Organization of Semiconductor Memories for Parallel-Pipelined ProcessorsIEEE Transactions on Computers, 1977
- Analysis of Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1975
- The Organization and Use of Parallel MemoriesIEEE Transactions on Computers, 1971