Circuit-level techniques to control gate leakage for sub-100 nm CMOS
- 1 January 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Although still negligible for state-of-the-art CMOS, gate leakage will become significant in the future for sub-100 nm technologies, due to the scaling of oxide thickness. We propose several circuit techniques to control gate leakage based on the fact that PMOS transistors with SiO/sub 2/ gate oxide have an order of magnitude smaller gate leakage than NMOS transistors in the same technology. First, we compare n-type domino with p-type domino circuits in terms of performance, leakage and switching power, and explore the different trade-offs between performance and power. Second, we compare n-type with p-type gating for MTCMOS to control the leakage during sleep. The proposed circuits are simulated for a predictive 70 nm CMOS technology with 10 /spl Aring/ gate oxide thickness and 1.2 V supply voltage.Keywords
This publication has 6 references indexed in Scilit:
- BSIM4 gate leakage model including source-drain partitionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Direct tunneling gate leakage current in transistors with ultrathin silicon nitride gate dielectricIEEE Electron Device Letters, 2000
- Dual-threshold voltage techniques for low-power digital circuitsIEEE Journal of Solid-State Circuits, 2000
- Low threshold CMOS circuits with low standby currentPublished by Association for Computing Machinery (ACM) ,1998