Jitter and phase noise in ring oscillators
- 1 June 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (6) , 790-804
- https://doi.org/10.1109/4.766813
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A PLL clock generator with 5 to 110 MHz lock range for microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis of timing jitter in CMOS ring oscillatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Phase noise in multi-gigahertz CMOS ring oscillatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A general theory of phase noise in electrical oscillatorsIEEE Journal of Solid-State Circuits, 1998
- Jitter in ring oscillatorsIEEE Journal of Solid-State Circuits, 1997
- A study of phase noise in CMOS oscillatorsIEEE Journal of Solid-State Circuits, 1996
- A two-chip CMOS read channel for hard-disk drivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- PLL design for a 500 MB/s interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- High-frequency noise measurements on FET's with small dimensionsIEEE Transactions on Electron Devices, 1986