ESD reliability impact of p+ pocket implant on double implanted NLDD MOSFET
- 1 January 1995
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Reliability design of p/sup +/-pocket implant LDD transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Diffused resistors characteristics at high current density levels-analysis and applicationsIEEE Transactions on Electron Devices, 1989
- Latchup in CMOS TechnologyPublished by Springer Nature ,1986
- Device advantages of DI-LDD/LDD MOSFET over DD MOSFETIEEE Circuits and Devices Magazine, 1985
- Hot-electron-induced MOSFET degradation—Model, monitor, and improvementIEEE Transactions on Electron Devices, 1985