Reliability design of p/sup +/-pocket implant LDD transistors

This publication has 5 references indexed in Scilit:

• ESD protection for submicron CMOS circuits-issues and solutions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On the robustness of LDD nMOS transistors subjected to measurement of drain breakdown voltage
  Solid-State Electronics, 1990
• A simple technique to induce and control short pulses of deep drain-source breakdown conditions
  IEEE Electron Device Letters, 1989
• The effects of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistors
  IEEE Transactions on Electron Devices, 1988
• Halo doping effects in submicron DI-LDD device design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1985