Noise in current-commutating CMOS mixers
- 1 June 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (6) , 772-783
- https://doi.org/10.1109/4.766811
Abstract
A noise analysis of current-commutating CMOS mixers, such as the widely used CMOS Gilbert cell, is presented. The contribution of all internal and external noise sources to the output noise is calculated. As a result, the noise figure can be rapidly estimated by computing only a few parameters or by reading them from provided normalized graphs. Simple explicit formulas for the noise introduced by a switching pair are derived, and the upper frequency limit of validity of the analysis is examined. Although capacitive effects are neglected, the results are applicable up to the gigahertz frequency range for modern submicrometer CMOS technologies. The deviation of the device characteristics from the ideal square law is taken into account, and the analysis is verified with measurements.Keywords
This publication has 13 references indexed in Scilit:
- Receiver characterization using periodic small-signal analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low voltage performance of a microwave CMOS Gilbert cell mixerIEEE Journal of Solid-State Circuits, 1997
- A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiverIEEE Journal of Solid-State Circuits, 1996
- Thermal noise modeling for short-channel MOSFETsIEEE Transactions on Electron Devices, 1996
- Analytical and experimental studies of thermal noise in MOSFET'sIEEE Transactions on Electron Devices, 1994
- Impact of distributed gate resistance on the performance of MOS devicesIEEE Transactions on Circuits and Systems I: Regular Papers, 1994
- MOSFET thermal noise modeling for analog integrated circuitsIEEE Journal of Solid-State Circuits, 1994
- High-frequency noise measurements on FET's with small dimensionsIEEE Transactions on Electron Devices, 1986
- High frequency noise in fine line NMOS field effect transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A precise four-quadrant multiplier with subnanosecond responseIEEE Journal of Solid-State Circuits, 1968