Impact of clock slope on true single phase clocked (TSPC) CMOS circuits

This publication has 2 references indexed in Scilit:

• High-speed CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1989
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987