Dynamic data flow and control flow in high level DSP code synthesis
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. ii, II/449-II/452
- https://doi.org/10.1109/icassp.1994.389614
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- Optimum vectorization of scalable synchronous dataflow graphsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DSP specification using the Silage languagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level software synthesis for the design of communication systemsIEEE Journal on Selected Areas in Communications, 1993
- DIRECS: system design of a 100 Mbit/s digital receiverIEE Proceedings G Circuits, Devices and Systems, 1992
- Consistency in dataflow graphsIEEE Transactions on Parallel and Distributed Systems, 1991
- Static Scheduling of Synchronous Data Flow Programs for Digital Signal ProcessingIEEE Transactions on Computers, 1987