Soft error considerations for deep-submicron CMOS circuit applications
- 22 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 315-318
- https://doi.org/10.1109/iedm.1999.824159
Abstract
The increasing importance of characterizing both memory arrays and core logic when estimating soft error FIT (failure in time) rates has been demonstrated using test-circuits, a 21264 Alpha microprocessor, and simulations. The reduction of operating voltage has been determined to increase the soft error rate exponentially at 2.1-2.2 decades/volt. Based on the SIA roadmap for CMOS scaling trends, meeting FIT rate requirements in the core logic will pose many challenges in the imminent future.Keywords
This publication has 5 references indexed in Scilit:
- Soft error rate and stored charge requirements in advanced high-density SRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS technology scaling, 0.1 μm and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Measurement and analysis of neutron-induced soft errors in sub-half-micron CMOS circuitsIEEE Transactions on Electron Devices, 1998
- IBM experiments in soft fails in computer electronics (1978–1994)IBM Journal of Research and Development, 1996
- Soft-error Monte Carlo modeling program, SEMMIBM Journal of Research and Development, 1996