40 Gbit/s fully monolithic clock recovery IC usingInAlAs/InGaAs/InP HEMTs

14 September 2000

journal article
Published by Institution of Engineering and Technology (IET) in Electronics Letters

Vol. 36 (19) , 1617-1618
https://doi.org/10.1049/el:20001163

Abstract

The authors describe a 40 Gbit/s fully monolithic clock recovery integrated circuit (IC) fabricated using 0.1 µm InAlAs/InGaAs/InP HEMTs. The IC utilises injection locking, and consists of a half bit delay, an exclusive OR gate and a T-type flip-flop. The IC extracts a half-rate clock signal from a 39.81312 Gbit/s 2³¹ – 1 pseudo-random bit sequence signal without any other external components.

Keywords

This publication has 6 references indexed in Scilit:

0.1-μm InAlAs/InGaAs HEMTs with an InP-recess-etch stopper grown by MOCVD
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
40 Gbit/s/GHz clock recovery and frequency multiplyingAlGaAs/GaAs-HEMT-IC using injection-synchronisednarrowband ring-VCOs and auxiliary PLLs
Electronics Letters, 1999
A novel clock recovery circuit for fully monolithic integration
IEEE Transactions on Microwave Theory and Techniques, 1999
64 Gbit/s multiplexer IC using InAlAs/InGaAs/InPHEMTs
Electronics Letters, 1997
40 and 20 Gbit/s monolithic integrated clock recoveryusing a fully-balanced narrowband regenerative frequency divider with 0.2 µmAlGaAs/GaAs HEMTs
Electronics Letters, 1996
A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-μm GaAs MESFET
IEEE Journal of Solid-State Circuits, 1995