Delay Reduction Using Simulated Annealing

This publication has 6 references indexed in Scilit:

• Macromodeling and Optimization of Digital MOS VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Simulated Annealing Without Rejected Moves
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• The TimberWolf placement and routing package
  IEEE Journal of Solid-State Circuits, 1985
• Algorithms for automatic transistor sizing in CMOS digital circuits
  Published by Association for Computing Machinery (ACM) ,1985
• An algorithm for CMOS timing and area optimization
  IEEE Journal of Solid-State Circuits, 1984
• Delay and Power Optimization in VLSI Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984