A fast 7.5 ns access 1K-bit RAM for cache-memory systems
- 1 October 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 13 (5) , 656-663
- https://doi.org/10.1109/jssc.1978.1051115
Abstract
A 1024-bit ECL RAM with greatly improved speed performances was developed. Typical access time and write cycle time are as short as 7.5 and 10 ns, respectively, under 784 mW of power dissipation, achieving a power and access-time product as small as 5.7 pJ/bit. Novel ECL circuit techniques, especially in address decoder circuits, as well as improved process technologies enabled realizing these high-speed characteristics. The device uses a V-groove isolation process and a shallow emitter diffusion technology with doped polysilicon. It has a memory organization of 256-words by 4-bits where its main use is as a cache memory. Besides this basic organization, it has flexibility to also operate as a 512-word by 2-bit and 1024-word by 1-bit memory.Keywords
This publication has 5 references indexed in Scilit:
- A fast 1024-bit bipolar RAM using JFET load devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1977
- A 1024-bit ECL RAM with 15-ns access timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1976
- Switched collector impedance memoryIEEE Journal of Solid-State Circuits, 1971
- Main monolithic memoryIEEE Journal of Solid-State Circuits, 1971
- Structural aspects of the System/360 Model 85, II: The cacheIBM Systems Journal, 1968