A block-floating-point system for multiple datapath DSP
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15206130,p. 427-436
- https://doi.org/10.1109/sips.1998.715805
Abstract
In order to give an answer to the question of the arithmetic representation in future DSP architectures for mobile communication applications, the signal processing quality of different arithmetic representations has been studied. Based on the result, an implementation of a novel block-floating multiple datapath DSP has been developed. This implementation allows a superior signal processing performance compared to that of short-word floating-point or conventional block-floating-point.Keywords
This publication has 5 references indexed in Scilit:
- Strategies in a cost-effective implementation of the PDC half-rate codec for wireless communicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Burst synchronization for OFDM-based cellular systems with separate signaling channelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An integrated FSK-signaling scheme for OFDM-based advanced cellular radioPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DSP Processor FundamentalsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Roundoff errors in block-floating-point systemsIEEE Transactions on Signal Processing, 1996