Analysis And Justification Of A Practical 2 L/2-d Capacitance Extraction Methodology

This publication has 11 references indexed in Scilit:

• Accurate and efficient extraction of interconnect circuits for full-chip timing analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology
  Published by Association for Computing Machinery (ACM) ,1997
• Modeling and extraction of interconnect capacitances for multilayer VLSI circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
• Automatic generation of analytical models for interconnect capacitances
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
  IEEE Transactions on Electron Devices, 1993
• Multilevel metal capacitance models for CAD design synthesis systems
  IEEE Electron Device Letters, 1992
• FastCap: a multipole accelerated 3-D capacitance extraction program
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• CAPCAL-a 3-D capacitance solver for support of CAD systems
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Line-to-ground capacitance calculation for VLSI: a comparison
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Three-dimensional capacitance evaluation on a Connection Machine
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988