CAPCAL-a 3-D capacitance solver for support of CAD systems
- 1 May 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (5) , 549-556
- https://doi.org/10.1109/43.3192
Abstract
A program package is presented named CAPCAL that provides a method for calculation of the 3-D electric field distribution due to multilayer metallization of advanced VLSI (very large-scale integration) integrated circuits. The underlying physics and numerical modeling techniques used by CAPCAL are described. The finite-difference method together with a multigrid solver is used to permit easy program handling and full portability. Example capacitance calculations are presented for structures typical of the wiring of a memory cell. The influence of the line spacing and the permittivity of the passivation layer on the parasitic capacitances are also investigated. The codes developed have been tested on various computers down to the size of a microcomputer, and thus can be installed on every system currently in use for CAD.<>Keywords
This publication has 7 references indexed in Scilit:
- Combined process modeling and subthreshold device simulationSolid-State Electronics, 1986
- VLSI wiring capacitanceIBM Journal of Research and Development, 1985
- A multigrid method for solution of the diffusion equation in VLSI process modelingIEEE Transactions on Electron Devices, 1983
- Semiconductor device simulationIEEE Transactions on Electron Devices, 1983
- Properties of Microstrip Line on Si-SiO/sub 2/ SystemIEEE Transactions on Microwave Theory and Techniques, 1971
- Transmission-Line Properties of Parallel Strips Separated by a Dielectric SheetIEEE Transactions on Microwave Theory and Techniques, 1965
- Characteristic Impedance of the Shielded-Strip Transmission LineIEEE Transactions on Microwave Theory and Techniques, 1954