Interference in Multiprocessor Systems with Localized Memory Access Probabilities
- 1 February 1979
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-28 (2) , 157-163
- https://doi.org/10.1109/tc.1979.1675307
Abstract
Past studies of memory interference in multiprocessor systems have generally assumed that the references of each processor are uniformly distributed among the memory modules. In this paper we develop a model with local referencing, which reflects more closely the behavior of real-life programs. This model is analyzed using Markov chain techniques and expressions are derived for the multiprocessor performance. New expressions are also obtained for the performance in the traditional uniform reference model and are compared with other expressions-available in the literature. Results of a simulation study are given to show the accuracy of the expressions for both models.Keywords
This publication has 11 references indexed in Scilit:
- Interference in multiprocessor computer systems with interleaved memoryCommunications of the ACM, 1976
- On the Performance of Certain Multiprocessor Computer OrganizationsIEEE Transactions on Computers, 1975
- Analysis of Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1975
- Anaysis of interleaved memory systems using blockage buffersCommunications of the ACM, 1975
- Markov chain models for analyzing memory interference in multiprocessor computer systemsPublished by Association for Computing Machinery (ACM) ,1973
- A Combinatorial Problem Related to Interleaved Memory SystemsJournal of the ACM, 1973
- On the Performance of Interleaved Memories with Multiple-Word BandwidthsIEEE Transactions on Computers, 1971
- A study of interleaved memory systemsPublished by Association for Computing Machinery (ACM) ,1970
- Closed Queuing Systems with Exponential ServersOperations Research, 1967
- Jobshop-Like Queueing SystemsManagement Science, 1963