Exact calculation of synchronization sequences based on binary decision diagrams
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 620-623
- https://doi.org/10.1109/dac.1992.227811
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Introduction to a computational theory and implementation of sequential hardware equivalencePublished by Springer Nature ,2005
- Verifying temporal properties of sequential machines without building their state diagramsPublished by Springer Nature ,2005
- Calculating resettability and reset sequencesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ATPG aspects of FSM verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient implementation of a BDD packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit state enumeration of finite state machines using BDD'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986