COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS
Top Cited Papers
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- ATPG for ultra-large structured designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A topological search algorithm for ATPGPublished by Association for Computing Machinery (ACM) ,1987
- SMART And FAST: Test Generation for VLSI Scan-Design CircuitsIEEE Design & Test of Computers, 1986
- On the Complexity of Estimating the Size of a Test SetIEEE Transactions on Computers, 1984
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- PODEM-X: An Automatic Test Generation System for VLSI Logic StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Fault Detection in Fanout-Free Combinational NetworksIEEE Transactions on Computers, 1973