Coherent optimization strategies for multilevel synthesis
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 378-385
- https://doi.org/10.1109/edac.1993.386446
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Timing optimization of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic synthesis and technology mapping of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Mapping properties of multi-level logic synthesis operationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- McMAP: a fast technology mapping procedure for multi-level logic synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A heuristic algorithm for the fanout problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing optimization on mapped circuitsPublished by Association for Computing Machinery (ACM) ,1991
- A technology mapping method based on perfect and semi-perfect matchingsPublished by Association for Computing Machinery (ACM) ,1991
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Bounding Fan-out in Logical NetworksJournal of the ACM, 1984