Throughput analysis of cache-based multiprocessors with multiple buses
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 37 (1) , 58-70
- https://doi.org/10.1109/12.75139
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Cache coherence protocols: evaluation using a multiprocessor simulation modelACM Transactions on Computer Systems, 1986
- Memory Interference Models with Variable Connection TimeIEEE Transactions on Computers, 1984
- A low-overhead coherence solution for multiprocessors with private cache memoriesPublished by Association for Computing Machinery (ACM) ,1984
- Effectiveness of Private Caches in Multiprocessor Systems with Parallel-Pipelined MemoriesIEEE Transactions on Computers, 1983
- Effects of Cache Coherency in MultiprocessorsIEEE Transactions on Computers, 1982
- The Cm* TestbedComputer, 1982
- Analysis of Multiprocessors with Private Cache MemoriesIEEE Transactions on Computers, 1982
- Experience with Multiprocessor AlgorithmsIEEE Transactions on Computers, 1982
- Experience Using Multiprocessor Systems—A Status ReportACM Computing Surveys, 1980
- A General Model for Memory Interference in MultiprocessorsIEEE Transactions on Computers, 1977