Delay and area optimization in standard-cell design
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 349-352
- https://doi.org/10.1109/dac.1990.114880
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Timing driven placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MOSIZ: a two-step transistor sizing algorithm based on optimal timing assignment method for multi-stage complex gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Transistor size optimization in the tailor layout systemPublished by Association for Computing Machinery (ACM) ,1989
- Optimization-based transistor sizingIEEE Journal of Solid-State Circuits, 1988
- Transistor sizing in CMOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- Aesop: a tool for automated transistor sizingPublished by Association for Computing Machinery (ACM) ,1987
- Macromodeling and Optimization of Digital MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Algorithms for Automatic Transistor Sizing in CMOS Digital CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Delay and Power Optimization in VLSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984