Towards a mixed-signal testability bus standard P1149.4
- 31 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A Working Group of the IEEE has been working towards the development of a standard testability structure to be built into mixed-signal chips. The structure is intended to be used to facilitate the testing of mixed-signal circuits at all levels from chip to system, and will form part of the IEEE 1149 set of Standards. This paper reviews the progress that has been made by 1993, and indicates the kind of structure that the Working Group is considering.Keywords
This publication has 4 references indexed in Scilit:
- A STRUCTURE FOR BOARD-LEVEL MIXED-SIGNAL TESTABILITYPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Interconnect testing for bus-structured systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A framework for design for testability of mixed analog/digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A design-for-test methodology for active analog filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002