Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS
- 1 February 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE International Solid-State Circuits Conference
- No. 01936530,p. 542-621
- https://doi.org/10.1109/isscc.2007.373534
Abstract
A static CML divide-by-2 frequency divider is integrated in 65nm SOI CMOS. The maximum operating frequency is 90GHz while dissipating 52.4mW. The self-oscillation frequency is 92GHz with 0.57pJ switching energy. Measurement of self-oscillation frequency at multiple bias conditions enables estimation of the variation in threshold voltage, capacitance, and resistance.Keywords
This publication has 6 references indexed in Scilit:
- 110-GHz static frequency divider in SiGe bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 96-GHz static frequency divider in SiGe bipolar technologyIEEE Journal of Solid-State Circuits, 2004
- A study of injection locking and pulling in oscillatorsIEEE Journal of Solid-State Circuits, 2004
- 100+ GHz static divide-by-2 circuit in InP-DHBT technologyIEEE Journal of Solid-State Circuits, 2003
- Dynamics of high-frequency CMOS dividersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Understanding MOSFET mismatch for analog designIEEE Journal of Solid-State Circuits, 2003