An efficient methodology for symbolic compaction of analog ICs with multiple symmetry constraints
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A Top-down, Constraint-driven Design Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An efficient algorithm for layout compaction problem with symmetry constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Constraint generation for routing analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Symbolic Layout and Procedural DesignPublished by Springer Nature ,1987
- Improved Compaction by Minimized Length of WiresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983