Mixed digital/analog signal processing for a single-chip 2B1Q U-interface transceiver
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (6) , 1414-1425
- https://doi.org/10.1109/4.62169
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- A 13-bit, 160 kHz, differential analog to digital converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 2B1Q transceiver for the ISDN subscriber loopPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the NEXT and impulse noise properties of subscriber loopsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI signal generation in echo canceler transceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Impulsive noise limited transmission performance of ISDN subscriber loopsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A single-chip 2B1Q U-interface transceiverIEEE Journal of Solid-State Circuits, 1989
- An ISDN echo-cancelling transceiver chip set for 2B1Q coded U-interfaceIEEE Journal of Solid-State Circuits, 1989
- A digital signal processor for an ANSI standard ISDN transceiverIEEE Journal of Solid-State Circuits, 1989
- Timing Jitter Effects on Digital Subscriber Loop Echo Cancellers: Part II--Considerations for Squaring Loop Timing RecoveryIEEE Transactions on Communications, 1985
- Clock sensitivity reduction in echo cancellersElectronics Letters, 1985