Certified timing verification and the transition delay of a logic circuit

This publication has 6 references indexed in Scilit:

• The role of long and short paths in circuit performance optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Path sensitization in critical path problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Delay computation in combinational logic circuits: theory and algorithms
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Test pattern generation using Boolean satisfiability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Integrating Functional and Temporal Domains in Logic Design
  Published by Springer Nature ,1991
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986