A clocked, static circuit technique for building efficient high frequency pipelines
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A true single-phase-clock dynamic CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1987
- Zipper CMOSIEEE Circuits and Devices Magazine, 1986
- Dynamic logic CMOS circuitsIEEE Journal of Solid-State Circuits, 1984
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- High-speed compact circuits with CMOSIEEE Journal of Solid-State Circuits, 1982