High-performance low-power CMOS memories using silicon-on-sapphire technology
- 1 April 1972
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 7 (2) , 135-145
- https://doi.org/10.1109/jssc.1972.1050259
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- MOS and vertical junction device characteristics of epitaxial silicon on low aluminum-rich spinelSolid-State Electronics, 1970
- The effective mobility of MOS transistors on insulating substratesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970
- High speed silicon-on-sapphire 50-stage shift registerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970
- Technology and performance of integrated complementary MOS circuitsIEEE Journal of Solid-State Circuits, 1969
- Silicon-on-sapphire complementary MOS circuits for high speed associative memoryPublished by Association for Computing Machinery (ACM) ,1969
- Thin-film silicon: Preparation, properties, and device applicationsProceedings of the IEEE, 1969
- Diffused diodes in silicon-on-sapphireSolid-State Electronics, 1968
- Surface effects on p-n junctions: Characteristics of surface space-charge regions under non-equilibrium conditionsSolid-State Electronics, 1966
- Extremely low capacitance silicon film MOS transistorsIEEE Transactions on Electron Devices, 1966
- Carrier Generation and Recombination in P-N Junctions and P-N Junction CharacteristicsProceedings of the IRE, 1957