Estimating implementation bounds for real time DSP application specific circuits
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (6) , 669-683
- https://doi.org/10.1109/43.285240
Abstract
No abstract availableThis publication has 39 references indexed in Scilit:
- Experiments in logic optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Layout-area models for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- LAST: a layout area and shape function estimator for high level applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 3D schedulingPublished by Association for Computing Machinery (ACM) ,1991
- CHOPPublished by Association for Computing Machinery (ACM) ,1991
- Incorporating bottom-up design into hardware synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Techniques for area estimation of VLSI layoutsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- PLEST: A Program for Area Estimation of VLSI Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A Discrete Fourier-Cosine Transform ChipIEEE Journal on Selected Areas in Communications, 1986
- On Scheduling Independent Tasks with Restricted Execution TimesOperations Research, 1982