A Shared Memory Parallel Algorithm for Logic Synthesis
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 317-322
- https://doi.org/10.1109/icvd.1993.669703
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Logic Partitioning and Resynthesis for TestabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A parallel PLA minimization programPublished by Association for Computing Machinery (ACM) ,1987
- Logic verification algorithms and their parallel implementationPublished by Association for Computing Machinery (ACM) ,1987
- A Rule-Based System for Optimizing Combinational LogicIEEE Design & Test of Computers, 1985