Logic Partitioning and Resynthesis for Testability
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 906-915
- https://doi.org/10.1109/test.1991.519757
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Corolla based circuit partitioning and resynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Can test length be reduced during synthesis process?Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Multi-level logic simplification using don't cares and filtersPublished by Association for Computing Machinery (ACM) ,1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Statistical Fault AnalysisIEEE Design & Test of Computers, 1985
- A Rule-Based System for Optimizing Combinational LogicIEEE Design & Test of Computers, 1985
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Probabilistic Treatment of General Combinational NetworksIEEE Transactions on Computers, 1975
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970