Corolla based circuit partitioning and resynthesis

This publication has 8 references indexed in Scilit:

• Improved logic optimization using global flow analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• McMAP: a fast technology mapping procedure for multi-level logic synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new model for computation of probabilistic testability in combinational circuits
  Integration, 1989
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Redundancy and Don't Cares in Logic Synthesis
  IEEE Transactions on Computers, 1983
• Logic Synthesis Through Local Transformations
  IBM Journal of Research and Development, 1981
• A fast algorithm for finding dominators in a flowgraph
  ACM Transactions on Programming Languages and Systems, 1979