A new model for computation of probabilistic testability in combinational circuits
- 1 April 1989
- journal article
- Published by Elsevier in Integration
- Vol. 7 (1) , 49-75
- https://doi.org/10.1016/0167-9260(89)90059-x
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Statistical Fault AnalysisIEEE Design & Test of Computers, 1985
- Good Controllability and Observability Do Not Guarantee Good TestabilityIEEE Transactions on Computers, 1983
- Expected value analysis of combinational logic networksIEEE Transactions on Circuits and Systems, 1981
- Syndrome-Testable Design of Combinational CircuitsIEEE Transactions on Computers, 1980
- Controllability/observability analysis of digital circuitsIEEE Transactions on Circuits and Systems, 1979
- Sequential Circuit Output Probabilities From Regular ExpressionsIEEE Transactions on Computers, 1978
- Probabilistic Treatment of General Combinational NetworksIEEE Transactions on Computers, 1975
- The Probability of a Correct Output from a Combinational CircuitIEEE Transactions on Computers, 1975
- Analysis of Logic Circuits with Faults Using Input Signal ProbabilitiesIEEE Transactions on Computers, 1975
- LAMP: Controllability, Observability, and Maintenance Engineering Technique (COMET)Bell System Technical Journal, 1974