ON THE ACCELERATION OF TEST GENERATION ALGORlTHMS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- PODEM-X: An Automatic Test Generation System for VLSI Logic StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Controllability/observability analysis of digital circuitsIEEE Transactions on Circuits and Systems, 1979
- 9-V Algorithm for Test Pattern Generation of Combinational Digital CircuitsIEEE Transactions on Computers, 1978
- Concurrent simulation of nearly identical digital networksComputer, 1974
- Analyzing Errors with the Boolean DifferenceIEEE Transactions on Computers, 1968
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966