Design optimization of wiring substrate in a CMOS-based multichip module
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Considerations on package design for high speed and high pin count CMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Ultra-reliable packaging for silicon-on-silicon WSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Effects of skewing CMOS output driver switching on the 'simultaneous' switching noisePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-speed signal propagation on lossy transmission linesIBM Journal of Research and Development, 1990
- Simulation and design of lossy transmission lines in a thin-film multichip packageIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1990
- Delta-I noise specification for a high-performance computing machineProceedings of the IEEE, 1985
- Electrical Design of a High Speed Computer Packaging SystemIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1983