Observation of high interface state densities at the silicon/oxide interface for low doped polysilicon/oxide/silicon capacitor structures

This publication has 9 references indexed in Scilit:

• Doping of n/sup +/ and p/sup +/ polysilicon in a dual-gate CMOS process
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Annealing and charging of slow and fast states in metal-tunnel oxide-silicon diodes measured using capacitance-voltage and current-voltage techniques
  Microelectronic Engineering, 1993
• Investigation of the physical modeling of the gate-depletion effect
  IEEE Transactions on Electron Devices, 1992
• A study on the physical mechanism in the recovery of gate capacitance to C/sub ox/ in implanted polysilicon MOS structures
  IEEE Electron Device Letters, 1992
• Effect of dopant redistribution, segregation, and carrier trapping in As-implanted MOS gates
  IEEE Transactions on Electron Devices, 1990
• Anomalous C-V characteristics of implanted poly MOS structure in n/sup +//p/sup +/ dual-gate CMOS technology
  IEEE Electron Device Letters, 1989
• The effect of hydrogen on trap generation, positive charge trapping, and time-dependent dielectric breakdown of gate oxides
  IEEE Electron Device Letters, 1988
• Effect of final annealing on hot-electron-induced MOSFET degradation
  IEEE Electron Device Letters, 1985
• The electrical properties of polycrystalline silicon films
  Journal of Applied Physics, 1975