A study on the physical mechanism in the recovery of gate capacitance to C/sub ox/ in implanted polysilicon MOS structures
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 13 (1) , 2-4
- https://doi.org/10.1109/55.144932
Abstract
The anomalous CV characteristics of MOS capacitor structures with implanted n/sup +/ polysilicon gate and p-type silicon substrate are studied through physical device simulation and experimental characterization over a wide range of frequencies and temperatures ranging from 100 to 250 K. It is shown that this anomalous CV behavior can be fully explained by the depletion of electrons and the formation of a hole inversion layer in the polysilicon gate due to energy band bending. The use of transistor structures for characterizing the polysilicon gate electrode is proposed. The results suggest thermal generation rather than impact ionization to be the dominant physical mechanism in supplying holes required by the inversion layer at the polysilicon-SiO/sub 2/ interface. This result also implies that hot-hole injection from the polysilicon gate into the SiO/sub 2/ gate dielectric should not present a serious problem in device reliability.Keywords
This publication has 5 references indexed in Scilit:
- Anomalous C-V characteristics of implanted poly MOS structure in n/sup +//p/sup +/ dual-gate CMOS technologyIEEE Electron Device Letters, 1989
- The influence of the thermal equilibrium approximation on the accuracy of classical two-dimensional numerical modeling of silicon submicrometer MOS transistorsIEEE Transactions on Electron Devices, 1988
- A symmetric submicron CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- VLSI Process modeling—SUPREM IIIIEEE Transactions on Electron Devices, 1983
- Measurement of the ionization rates in diffused silicon p-n junctionsSolid-State Electronics, 1970