A design environment for high performance VLSI signal processing

This publication has 9 references indexed in Scilit:

• Event-EMU: an event driven timing simulator for MOS VLSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Automatic synthesis of a multi-bus architecture for DSP
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 100 MHz 40-tap programmable FIR filter chip
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 65 MHz 16-tap FIR filter chip with on-chip video delay lines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A synthesis environment for designing DSP systems
  IEEE Design & Test of Computers, 1989
• Regular iterative algorithms and their implementation on processor arrays
  Proceedings of the IEEE, 1988
• Parallel bit-level pipelined VLSI designs for high-speed signal processing
  Proceedings of the IEEE, 1987
• An Integrated Automated Layout Generation System for DSP Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Virtual Grid Symbolic Layout
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981