Efficient synthesis of networks on chip
- 6 May 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We propose an efficient heuristic for the constraint-drivencommunication synthesis (CDCS) of on-chip communication networks.The complexity of the synthesis problems comes from the number ofconstraints that have to be considered. In this paper we propose tocluster constraints to reduce the number that needs to beconsidered by the optimization algorithm. Then a quadraticprogramming approach is used to solve the communication synthesisproblem with the clustered constraints. We provide an analyticalmodel that justifies our choice of the clustering cost function andwe discuss a set of experiments showing the effectiveness of theoverall approach with respect to the exact algorithm.Keywords
This publication has 6 references indexed in Scilit:
- Efficient exploration of the SoC communication architecture design spacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- 2001 technology roadmap for semiconductorsComputer, 2002
- Constraint-driven communication synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The future of wiresProceedings of the IEEE, 2001
- Mathematical Classification and ClusteringPublished by Springer Nature ,1996