Optimizing two-phase, level-clocked circuitry
- 15 January 1997
- journal article
- Published by Association for Computing Machinery (ACM) in Journal of the ACM
- Vol. 44 (1) , 148-199
- https://doi.org/10.1145/256292.256301
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Retiming and resynthesis: optimizing sequential networks with combinational techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Understanding retiming through maximum average-delay cyclesTheory of Computing Systems, 1994
- TIMPublished by Association for Computing Machinery (ACM) ,1993
- Retiming synchronous circuitryAlgorithmica, 1991
- Clock skew optimizationIEEE Transactions on Computers, 1990
- Theory of clocking for maximum execution overlap of high-speed digital systemsIEEE Transactions on Computers, 1988
- A mixed-integer linear programming problem which is efficiently solvableJournal of Algorithms, 1988
- Clocking Schemes for High-Speed Digital SystemsIEEE Transactions on Computers, 1986
- Partitioning with two lines in the planeJournal of Algorithms, 1985
- Linear Programming in Linear Time When the Dimension Is FixedJournal of the ACM, 1984