Verification and synthesis of counters based on symbolic techniques

This publication has 9 references indexed in Scilit:

• Introduction to a computational theory and implementation of sequential hardware equivalence
  Published by Springer Nature ,2005
• Exact calculation of synchronization sequences based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Improved reachability analysis of large finite state machines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Sequential circuit verification using symbolic model checking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Verus
  ACM SIGPLAN Notices, 1995
• Hardware-software codesign of embedded systems
  IEEE Micro, 1994
• Symbolic model checking for sequential circuit verification
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• On computing the transitive closure of a state transition relation
  Published by Association for Computing Machinery (ACM) ,1993
• Verification of systems containing counters
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992