Direct solution of performance constraints during placement
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 27.2/1-27.2/4
- https://doi.org/10.1109/cicc.1990.124811
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Timing driven placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Modeling the driving-point characteristic of resistive interconnect for accurate delay estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient on-chip delay estimation for leaky models of multiple-source netsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Generation of performance constraints for layoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Performance-driven placement of cell based IC'sPublished by Association for Computing Machinery (ACM) ,1989
- Circuit layoutProceedings of the IEEE, 1981
- Shortest Connection Networks And Some GeneralizationsBell System Technical Journal, 1957