CMOS SOCs at 100 GHz: System Architectures, Device Characterization, and IC Design Examples
- 1 May 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 02714302,p. 1971-1974
- https://doi.org/10.1109/iscas.2007.378422
Abstract
This paper investigates the suitability of 90nm and 65nm GP and LP CMOS technology for SOC applications in the 60GHz to 100GHz range. Examples of system architectures and transceiver building blocks are provided which emphasize the need for aggressively scaled GP CMOS and low-VT transistors if CMOS is to compete with SiGe BiCMOS above 60 GHz. This requirement is in conflict with the 2005-ITRS proposal to use LP CMOS for RF applications.Keywords
This publication has 4 references indexed in Scilit:
- Methodology for Simultaneous Noise and Impedance Matching in W-Band LNAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- RF, Analog and Mixed Signal Technologies for Communication ICs - An ITRS Perspective2007 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2006
- 60-GHz PA and LNA in 90-nm RF-CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Design of CMOS for 60GHz applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004