Computation of floating mode delay in combinational circuits: practice and implementation

This publication has 9 references indexed in Scilit:

• Path sensitization in critical path problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Delay computation in combinational logic circuits: theory and algorithms
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing analysis and delay-fault test generation using path-recursive functions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Integrating Functional and Temporal Domains in Logic Design
  Published by Springer Nature ,1991
• Timing analysis using functional analysis
  IEEE Transactions on Computers, 1988
• Logic Testing and Design for Testability
  Published by MIT Press ,1985
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• Diagnosis & Reliable Design of Digital Systems
  Published by Springer Nature ,1976
• Diagnosis of Automata Failures: A Calculus and a Method
  IBM Journal of Research and Development, 1966