BiCMOS circuits for analog Viterbi decoders
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 45 (12) , 1527-1537
- https://doi.org/10.1109/82.746664
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- A quaternary partial-response class-IV system for 125 Mbit/s data transmission over unshielded twisted-pair cablesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analog implementation of class-IV partial-response Viterbi detectorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200 MHz 3.3 V BiCMOS class-IV partial-response analog Viterbi decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- BALLISTIC: an analog layout languagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- General approach to implementing analogue ViterbidecodersElectronics Letters, 1994
- An integrated analog CMOS Viterbi detector for digital magnetic recordingIEEE Journal of Solid-State Circuits, 1993
- An analog CMOS Viterbi detector for digital magnetic recordingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- The viterbi algorithmProceedings of the IEEE, 1973
- Error bounds for convolutional codes and an asymptotically optimum decoding algorithmIEEE Transactions on Information Theory, 1967