Dynamic cluster resizing
- 1 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Processor resources required for an effective execution of an application vary across different sections. We propose to take advantage of clustering to turn-off resources that do not contribute to improve performance. First, we present a simple hardware scheme to dynamically compute the energy consumed by each processor block and the energy-delay/sup 2/ product for a given interval of time. This scheme is used to compute the effectiveness of the current configuration in terms of energy-delay/sup 2/ and evaluate the benefits of increasing/decreasing the number of active issue queues. Performance evaluation shows an average energy-delay/sup 2/ product improvement of 18%, and up to 50% for some applications, in a quad-cluster architecture.Keywords
This publication has 4 references indexed in Scilit:
- Dynamic frequency and voltage control for a multiple clock domain microarchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic IPC/clock rate optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asymmetric-frequency clusteringPublished by Association for Computing Machinery (ACM) ,2002
- A cost-effective clustered architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999