Dynamic frequency and voltage control for a multiple clock domain microarchitecture

This publication has 12 references indexed in Scilit:

• Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
• Power and performance evaluation of globally asynchronous locally synchronous processors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Low-latency asynchronous FIFO's using token rings
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A low-latency FIFO for mixed-clock systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Power-Efficient Issue Queue Design
  Published by Springer Nature ,2002
• Real-time dynamic voltage scaling for low-power embedded operating systems
  Published by Association for Computing Machinery (ACM) ,2001
• Active GHz clock network using distributed PLLs
  IEEE Journal of Solid-State Circuits, 2000
• Clocking design and analysis for a 600-MHz Alpha microprocessor
  IEEE Journal of Solid-State Circuits, 1998
• Will physical scalability sabotage performance gains?
  Computer, 1997
• Comparing algorithm for dynamic speed-setting of a low-power CPU
  Published by Association for Computing Machinery (ACM) ,1995